|
|
Part: M28LV64-300XP1
Category:
Discrete
-> Diodes & Rectifiers
-> Protection
Description: 64k 8k X 8 Low Voltage Parallel EePROM With Software Data Protection
Company: ST Microelectronics, Inc.
Datasheet: Download M28LV64-300XP1 datasheet File size : 732 kB
Request For quote: Find where to buy M28LV64-300XP1
Datasheet text preview:
M28LV64
64K (8K x 8) LOW VOLTAGE PARALLEL EEPROM with SOFTWARE DATA PROTECTION
NOT FOR NEW DESIGN
FAST ACCESS TIME: 200ns SINGLE LOW VOLTAGE OPERATION LOW POWER CONSUMPTION FAST WRITE CYCLE: 64 Bytes Page Write Operation Byte or Page Write Cycle: 3ms Max ENHANCED END OF WRITE DETECTION: Ready/Busy Open Drain Output (only on the M28LV64) Data Polling Toggle Bit PAGE LOAD TIMER STATUS BIT HIGH RELIABILITY SINGLE POLYSILICON, CMOS TECHNOLOGY: Enduran ce >100,000 Erase/Write Cycles Data Retention >40 Years JEDEC APPROVED BYTEWIDE PIN OUT SOFTWARE DATA PROTECTION The M28LV64 is replaced by the M28C64-xxW DESCRIPTION The M28LV64 is an 8K x 8 low power Parallel EEPROM fabricated with SGS-THOMSON proprietary single polysilicon CMOS technolo gy. The device offers fast access time with low p ower dissipation and requires a 2.7V to 3.6V power supply.
28
1
PDIP28 (P)
PLCC32 (K)
28
1
SO28 (MS ) 300 mils
TSOP28 (N) 8 x 13.4mm
Figure 1. Logic Diagram
VCC
13 A0-A12
8 DQ0-DQ7
Table 1. Signal Names
A0 - A12 DQ0 - D Q7 W E G RB VCC VSS Address Input Data Input / Output Write Enable Chip Enable Output Enable Ready / Busy Supply Voltage Ground
W E
M28LV64 RB *
G
VSS
AI01538B
Note: * RB function is only available on the M28LV64.
May 1997
This is information on a product still in production bu t not recommended f or new de signs.
1/18
M28LV64
Figure 2A. DIP Pin Connections Figure 2B. LCC Pin Connections
AI01539B
DQ1 DQ2 VSS DU DQ3 DQ4 DQ5
AI01540B
RB A12 A7 A6 A5 A4 A3 A2 A1 A0 DQ0 DQ1 DQ2 VSS
1 2 3 4 5 6 7 M28LV64 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16 15
VCC W NC A8 A9 A11 G A10 E DQ7 DQ6 DQ5 DQ4 DQ3
A6 A5 A4 A3 A2 A1 A0 NC DQ0
RB DU V CC W NC 1 32 A8 A9 A11 NC G A10 E DQ7 DQ6 M28LV64 25 17 21 M28LV64 15 14 8
AI01542B
9
Warning: NC = Not Connected.
Warning: NC = Not Connected, DU = Don't U se.
Figure 2C. SO Pin Connections
Figure 2D. TSOP Pin Connections
RB A12 A7 A6 A5 A4 A3 A2 A1 A0 DQ0 DQ1 DQ2 VSS
1 2 3 4 5 6 7 M28LV64 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16 15
VCC W NC A8 A9 A11 G A10 E DQ7 DQ6 DQ5 DQ4 DQ3
G A11 A9 A8 NC W VCC RB A12 A7 A6 A5 A4 A3
22
A7 A 12
28 1
7
A10 E DQ7 DQ6 DQ5 DQ4 DQ3 VSS DQ2 DQ1 DQ0 A0 A1 A2
AI01541B
Warning: NC = Not Connected.
Warning: NC = Not Connected.
2/18
M28LV64
Table 2. Absolute Maximum Ratings
Symbol TA TSTG VC C VIO VI VESD
(1)
Parameter Ambient Operating Temperature Storage Temperature Range Supply Voltage Input/Output Voltage Input Voltage Electrostatic Discharge Voltage (Human Body model)
(2)
Value 40 to 85 65 to 150 0.3 to 6.5 0.3 to VCC +0.6 0.3 to 6.5 4000
Unit °C °C V V V V
Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents. 2. 100pF through 1500; MIL-STD-883C, 3015.7
Figure 3. Block Diagram
RB
E
G
W
VPP GEN
RESET
CONTROL LOGIC
X DECODE
A6-A12 (Page Address)
ADDRESS LATCH
64K ARRAY
A0-A5
ADDRESS LATCH
Y DECODE
SENSE AND DATA LATCH
I/O BUFFERS
PAGE LOAD TIMER STATUS TOGGLE BIT DATA POLLING
AI01355
DQ0-DQ7
3/18
Others parts begin by m2
|
|
|
