|
|
Part: M368L6423ETM-CLC4
Category:
Memory
-> DRAM
-> DDR SDRAM
-> Modules
-> Unbuffered DIMM
Description: Description = M368L6423ETM 184Pin Unbuffered Dimm Based on 256Mb E-die (x8) ;; Density(MB) = 512 ;; Organization = 64Mx64 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 8K/64ms ;; Speed = CC,C4 ;; #of Pin = 184 ;; Power = C,l ;; Component Composition = (32Mx8)x16 ;; Production Status = Mass Production ;; Comments = DDR400
Company: Samsung Semiconductor, Inc.
Datasheet: Download M368L6423ETM-CLC4 datasheet File size : 224 kB
Request For quote: Find where to buy M368L6423ETM-CLC4
Datasheet text preview:
256MB, 512MB Unbuffered DIMM
DDR SDRAM
DDR SDRAM Unbuffered Module (DDR400 Module)
184pin Unbuffered Module based on 256Mb E-die 64/72-bit ECC/Non ECC
Revision 1.3 August. 2003
Rev. 1.3 August. 2003
256MB, 512MB Unbuffered DIMM
Revision History
Revision 1.0 (February, 2003)
DDR SDRAM
- First release
Revision 1.1 (February, 2003) - Modified tAC value +/-0.7ns => +/-0.65ns Revision 1.2 (May, 2003) - Corrected typo Revision 1.3 (August, 2003) - Corrected typo
Rev. 1.3 August. 2003
256MB, 512MB Unbuffered DIMM
184Pin Unbuffered DIMM based on 256Mb E-die (x8)
Ordering Information
Part Number M368L3223ETM-C(L)CC/C4 M368L6423ETM-C(L)CC/C4 M381L3223ETM-C(L)CC/C4 M381L6423ETM-C(L)CC/C4 Density 256MB 512MB 256MB 512MB Organization 32M x 64 64M x 64 32M x 72 64M x 72
DDR SDRAM
Component Composition 32Mx8( K4H560838E) * 8EA 32Mx8( K4H560838E) * 16EA 32Mx8( K4H560838E) * 9EA 32Mx8( K4H560838E) * 18EA
Height 1,250mil 1,250mil 1,250mil 1,250mil
Operating Frequencies
CC(DDR400@CL=3) Speed @CL3 CL-tRCD-tRP 200MHz 3-3-3 C4(DDR400@CL=3) 200MHz 3-4-4
Feature
· Power supply : Vdd: 2.6V ± 0.1V, Vddq: 2.6V ± 0.1V · Double-data-rate architecture; two data transfers per clock cycle · Bidirectional data strobe(DQS) · Differential clock inputs(CK and CK) · DLL aligns DQ and DQS transition with CK transition · Programmable Read latency 3 (clock) for DDR400 , 2.5 (clock) for DDR333 · Programmable Burst length (2, 4, 8) · Programmable Burst type (sequential & interleave) · Edge aligned data output, center aligned data input · Auto & Self refresh, 7.8us refresh interval(8K/64ms refresh) · Serial presence detect with EEPROM · PCB : Height 1,250 (mil), single (256MB) and double(512MB) sided · SSTL_2 Interface
SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.
Rev. 1.3 August. 2003
Others parts begin by m3
|
|
|
