|
|
Part: HY5V56DL/SF-8
Category:
Memory
-> DRAM
-> SDR SDRAM
-> 256 Mb
Description:
Company: Hynix Semiconductor
Datasheet: Download HY5V56DL/SF-8 datasheet File size : 908 kB
Request For quote: Find where to buy HY5V56DL/SF-8
Datasheet text preview:
HY5V56D(L/S)F Series
4 Banks x 4M x 16bits Synchronous DRAM
DESCRIPTION
The HY5V56D(L)F is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the Mobile applications which require low power consumption and industrial temperature range. HY5V56D(L)F is organized as 4banks of 4,194,304x16 HY5V56D(L)F is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL. Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
· · · · Single 3.3±0.3V power supply All device balls are compatible with LVTTL interface 54Ball FBGA (13.5mm x 8.0mm) All inputs and outputs referenced to positive edge of system clock Data mask function by UDQM or LDQM · · Internal four banks operation Programmable CAS Latency ; 2, 3 Clocks · · · Auto refresh and self refresh 8192 refresh cycles / 64ms Programmable Burst Length and Burst Type - 1, 2, 4, 8 or Full page for Sequential Burst - 1, 2, 4 or 8 for Interleave Burst ·
ORDERING INFORMATION
Part No.
HY5V56 DF- H HY5V56DF-8 HY5V56DF-P HY5V56DF-S HY5V56D(L/S)F-H HY5V56D(L/S)F-8 HY5V56D(L/S)F-P HY5V56D(L/S)F-S
Clock Frequency
133MHz 125MHz 100MHz 100MHz 133MHz 125MHz 100MHz 100MHz
Power
Organization
Interface
Package
Normal
4Banks x 4Mbits x16
LVTTL
54ball FBGA
Low power
This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.2 / June 2003 2
HY5V56D(L/S)F
BALL CONFIGURATION
9 8 7 3 2 1
A B C D E F G H J
1 VSS DQ14 DQ12 DQ10 DQ8 UDQM A12 A8 VSS 2 DQ15 DQ13 DQ11 DQ9 NC CLK A11 A7 A5 3 VSSQ VDDQ VSSQ VDDQ VSS CK E A9 A6 A4 A B C D E F G H J 7 VDDQ VSSQ VDDQ VSSQ VDD /CAS B A0 A0 A3 8 DQ0 DQ2 DQ4 DQ6 LDQM /RAS B A1 A1 A2 9 VDD DQ1 DQ3 DQ5 DQ7 /WE /CS A10 VDD
54 Ball FBGA 0.8 mm Ball Pitch
Rev. 0.2 / June 2003 3
HY5V56D(L/S)F
BALL DESCRIPTION
BALL OUT F2 F3 G9 G7,G8 H7, H8, J8, J7, J3, J2, H3, H2, H1, G3, H9, G2, G1 F8, F7, F9 F1, E8 A8, B9, B8, C9, C8, D9, D8, E9, E1, D2, D1, C2, C1, B2, B1, A2 A9, E7, J9, A1, E3, J1 A7, B3, C7, D3, A3, B7, C3, D7 E2, G1 SYMBOL CLK CKE CS BA0, BA1 T YPE I NPUT I NPUT INPUT INPUT DESCRIPTION Clock : The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK Clock Enable : Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh Chip Select : Enables or disables all inputs except CLK, CKE, UDQM and LDQM Bank Address : Selects bank to be activated during RAS activity Selects bank to be read/written during CAS activity Row Address : RA0 ~ RA12, Column Address : CA0 ~ CA8 Auto-precharge flag : A10 Command Inputs : RAS, CAS and WE define the operation Refer function truth table for details Data Mask:Controls output buffers in read mode and masks input data in write mode Data Input/Output:Multiplexed data input/output ball Power supply for internal circuits Power supply for output buffers No connection
A0 ~ A12 RAS, CAS, WE UDQM, LDQM DQ0 ~ DQ15 VDD/VSS V DDQ/ VSSQ NC
I NPUT
INPUT INPUT
I/O
SUPPLY SUPPLY -
Rev. 0.2 / June 2003
4
Others parts begin by hy
HY-1 HY-2 HY-3 HY-4 HY-5 HY-6 HY-7 HY-8 HY-9 HY-10 HY-11 HY-12 HY-13 HY-14 HY-15 HY-16 HY-17 HY-18 HY-19 HY-20 HY-21 HY-22 HY-23 HY-24 HY-25 HY-26 HY-27 HY-28 HY-29 HY-30 HY-31 HY-32 HY-33 HY-34
|
|
|
