Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: DBS2050A

Category:
 Others
             -> Boards->Others

Description:

Company: Analogic Corporation

Datasheet: Download DBS2050A datasheet     File size : 54 kB

Request For quote: Find where to buy DBS2050A



Datasheet text preview:
DBS 2050A

2.4 GS/s Dual-Channel Arbitrary Waveform Generator
C Size VXI Instrument Module
Introduction
Building on thirty years of success developing state-of-the-art measurement solutions, Analogic introduces the most advanced broadband stimulus instrumentation available today. Engineers and scientists who rely on ultra-high-performance arbitrary waveform generators can anticipate significant performance improvements from the new DBS 2050A. Finally, an arbitrary waveform generator (AWG) possesses the power and flexibility to provide the right signals for your applications. Dramatically improve the quality of performance characterization testing on all kinds of electronic devices Generate arbitrary waveforms, including Pulse Pattern and Sinusoidal stimulus, over a frequency range of DC to 1.2 GHz with 8 bits of vertical resolution and over 60 dB of programmable gain and offset Synchronize dual outputs with a maximum time skew of ±100 ps Produce rise/fall times of 400 ps Play back waveforms with sample rate jitter of less than 10 ps RMS Increase memory efficiency by over 100 times over conventional AWG designs by using the flexible waveform and sequence memory architecture Use waveform independent runtime parameters to change the output level and offset "on the fly" Preload up to 4096 unique waveforms in memory and seamlessly link them for playback (creating very long waveform playback periods), using Dynamic Waveform Sequencing Advance from one waveform to the next using conditional waveform repeat (loop) counts as well as internal or external trigger events. Generate precise standard waveforms: square, sine, positive and negative ramps, pulse, noise, triangle, positive and negative haversines, sin(x)/x, and DC Bring your next high-speed analog or mixed signal design to market faster while dramatically reducing errors or oversight in critical design verifications. The DBS 2050A is ideal for use on the production floor or in the laboratory.

Features
Sampling Rate: 2.4 GS/s (Single Channel) Bandwidth: 800 MHz Typical Waveform Resolution: 8 Bit Voltage Range: 4.0V peak-to-peak Voltage Offset: ±3.5 VDC Waveform Memory: 8 Mbytes Sequence Memory: 4k Segments 100% Performance Tested and Regulatory Certified Application Development: · VXI Plug and Play Compliant Drivers for WIN and Solaris Frameworks

Applications
Automatic Test Equipment Telecommunications Mass Storage RADAR Ultrasonics Navigation LAN/WAN Wireless RF Controls

General Description
Analog signal outputs are available in true differential or single-ended form for one channel operation and single ended when operating in dual channel mode. Output amplitudes are 1.0V peak-to-peak using the primary X1 amplifiers; 4.0V peak-to-peak using the high-level X4 amplifiers. Offsets can be set to ±3.5V with 2 mV resolution. In addition to the full bandwidth output, the DBS 2050A has three selectable low pass output filters with cutoff frequencies of 200 MHz, 20 MHz and 2 MHz. Other filter requirements are accommodated with available SMA feed-thru filter modules. The sampling clock is built around a precision phase detector capable of synchronizing to internal or external references. The sample clock rate is programmable over a range of 600 S/s to 2.4 GS/s. The external reference input can range from 2.5 MHz to 100 MHz.

b
us

Branch Vector Branch SW Commands Branch Trigger Trigger A Trigger B VXI_ECL0 VXI_ECL1 Advance SW Commands Advance Trigger Level Polarity

Branch Vector Table

Delay

Pulse Width Pulse Width Pulse Width

Marker 1

Delay

Marker 2

Level

Polarity Level Trigger Mode Sequence Memory Sequence Gain/Offset Polarity Sequencer Delay

Marker 3

Direct Gain and Offset

Programmable VXI Bus Interface Waveform Memory Ch1 DACs/Combiner Ch2 Low Pass or Pass Through Programmable Low Pass or Pass Through Amplitude Offset

4X+ 1X+

Output 1A Output 1B

1X­ Amplitude Offset 4X+ 1X+

Output 2A Output 2B

Time Base Generator Ext Clock Input Ext Ref Clock Input Internal Reference Clock

Phase Lock Loop

Figure 1. DBS 2050A Functional Block Diagram.

Flexible Operating Modes
Each output channel has two physical ports; A and B. This h i g h l y flexible architecture facilitates fast switching between ports without external control elements. The high-level output amplifiers are capable of operation to 4.0V peak-to-peak. The low-level output amplifiers deliver 1.0V peak-to-peak waveforms with great spectral purity. Gain control has 60 dB of adjustment range.
Single Channel Modes
Mode
2.0 V Differential 1.0V Single Ended (X1 Output) 4.0V Single Ended (X4 Output)

Control of the output signal path is decoupled from waveform memory so gain and offset changes can be made over a wide dynamic range without disruption of the output signal.
Dual Channel Modes
Mode
1.0V Single Ended (X1 Output) 4.0V Single Ended (X4 Output)

Channel 1 Output
1A 1B 1A 1B

Channel 2 Output
2A 2B 2A 2B

Main Output
1A 1B 1A 1B 1A 1B

Complementary Output
2A 2B -- -- -- --

VXI Bus Interface
The DBS 2050A comes equipped with a fully compliant VXI Plug and Play Driver, soft front panel and application source code. The toolset supports application-specific developments in Visual C/C++ or Visual BASIC, as well as National Instruments' LabWindows/CVI and LabVIEW. Waveform creation and editing software is provided by WavesmithTM, a versatile waveform development system for Windows. This tool provides a "no programming required" work environment for rapid prototyping of user waveforms, as well as direct control of all instrument functions.

Dynamic Waveform Sequencing
The unique architecture of the DBS 2050A provides a level of flexibility and functionality not found in any other arbitrary waveform generator.

DBS 2050A
Specifications
OUTPUT CHARACTERISTICS
Parameter X1 OUTPUT MODE Max. Amplitude Accuracy Gain Ctrl Accuracy Resolution Flatness (1) Bandwidth Rise/Fall Time Amplitude Control Settling Time X4 OUTPUT MODE Max. Amplitude Accuracy Gain Ctrl Accuracy Flatness (1) Bandwidth Rise/Fall Time DC OFFSET Resolution Range Accuracy SingleEnded Output Single-Ended Only 50 Terminated 25° ±5°C Sinusoid 2.0V pk-pk 3500 steps/60 dB ±0.5 dB to 30 MHz ±2.0 dB to 300 MHz >700 MHz 165.0 MHz <2.2 ns <2.5 ns 2.0 mV ±2.0V ±3.5V ±2.0% of setting ±20 mV ±2.0% of setting ±80 mV ±2.0% of setting ±20 mV ±2.0% of setting ±30 mV 6 µs to within 2% of new setting Max. Parameter

TIME BASE/SAMPLING CLOCK
Conditions Value 600 S/s to 2.4 GS/s 300 S/s to 1.2 GS/s 0.4% of Desired Rate Max. ±2 ppm Typ. <10 ps RMS INTERNAL SAMPLE CLOCK Single Channel Mode Range Dual Channel Mode Resolution Accuracy Jitter 100 ns Measurement Window Internal Clock Only EXTERNAL REFERENCE CLOCK INPUT 0.8 ­ 1.5V pk-pk Range Resolution at Duty Cycle 10 MHz Impedance EXTERNAL SAMPLE CLOCK 0.8 ­ 1.5V pk-pk Range Slew Rate 0.5V/ns

2.5 MHz to 100 MHz 2.5 MHz Steps 50% Nom. 50 ohms AC coupled 100 kHz to 2.4 GHz

TRIGGER CHARACTERISTICS
Parameter MAIN TRIGGER Sources Modes Threshold Range Threshold Accuracy Hysteresis Input Impedance Trigger to Output Delay Dual Channel Mode Single Channel Mode Conditions Value

Trigger A, Trigger B, ECL0, ECL1 Free Run, Start, Stop, Gate and Start/Stop ±10.0V ±5% of Setting ±140 mV Typ. 40 mV pk-pk 4.0 k Nom. 42 ns + 17 clock cycles 42 ns + 35 clock cycles 1.5V Typ. 0V Typ. 10 k Nom. 1.66 µs + 256/FS (2)

Differential Single-Ended Mode Output Mode (X1) Output Mode (X4) Common Mode X1 Output Mode Differential X1 Output Mode

Accuracy Differential Output Offset Control Settling Time

SINEWAVE CHARACTERISTICS
Parameter X1 OUTPUT MODE SFDR <10 MHz <50 MHz <200 MHz SINAD Conditions Value

BRANCH AND ADVANCE TRIGGER Threshold TTL Mode Zero Crossing Input Impedance Trigger to Output Delay

Measured from 1 MHz to Nyquist. 1.0V pk-pk 2.4 GS/s 50 MHz Carrier 1.0V pk-pk 2.4 GS/s 5 MHz to Nyquist

>45 dBc >40 dBc >30 dBc >37 dBc

MARKER OUTPUTS 1, 2, 3
Parameter Output Impedance Delay Range Delay Resolution Pulse Width Range Resolution Response Conditions No Load Value TTL 50 Nom. 0 to 2 x 106 x sample clock period Max. 32 x sample clock period 0 to 1.31 x 105 x sample clock period Max. 32 x sample clock period

X4 OUTPUT MODE SFDR 40 dBc

SINAD

PHYSICAL CHARACTERISTICS
37 dBc Parameter Weight Size Cooling Conditions Without Packaging Value 7.25 kg VXI Double Wide C Size 7 liters/sec

FILTER CHARACTERISTICS
Parameter Type ­3 dB Bandwidth Rise Time Conditions 3-pole Bessel Low Pass Selectable Value VXI Compliance Electromagnetic Compatibility Safety

REGULATORY
VXI Plug and Play Register based instrument REV 1.4 EN61326-1 Class A FCC Part 15, Subpart B, Class A EN61010-1, IEC 1010-1, UL3111-1

2 MHz 20 MHz 200 MHz 0.35/Bandwidth

DBS 2050A
Specifications (cont.)
ENVIRONMENTAL
Parameter Operating Temperature Range Storage Temperature Range Relative Humidity Total Power Dissipation DC Current Consumption Conditions At Rated Air Flow Full Compliance with Specifications Value 10°C to 40°C Maintenance Warm-Up Time Recommended Factory Re-Certification

CALIBRATION/WARRANTY
Unit is self-calibrating at startup 15 minutes Annually

­20°C to +70°C Non-Condensing Operating +5 VDC ­5.2 VDC +24 VDC ­24 VDC +12 VDC ­12 VDC ­2 VDC Operating Non-Operating Operating Non-Operating 10%­90% 130 watts 6.2A 8.5A 0.1A 0.1A 0.7A 1.0A 3.6A IEC 68-2-6 6.0G, 11 ms _sine IEC 68-2-29 10G

ACCESSORIES
User's Manual Support Software Includes: · VXI P&P Driver for WIN NT, WIN 95, WIN 98 · LabView Soft Front Panel Source Code · WavesmithTM Waveform Development Software for Win NT, 95, 98

Contact Analogic for a complete listing of other VXI products and accessories.

Vibration Shock

Notes All specifications are subject to change without notice. All specifications are valid within the operating limits stated. Calibration values are not user accessible. All specifications are valid for 50 output terminations unless otherwise stated. 1. Allowance Made for sin(x)/x Rolloff. 2. FS -- sample clock rate.

140 mV

100 mV

2

2

25 GS/s Rise (2) Over+ (2) 429 ps 1.57%

.2 ns 8 GS/s 20 ns

Typical rise time ­FS to +FS in one sample clock period. Typical PR4 pulse pattern. 6 ns step size. 10 pts/bit pulse.
140 mV

2

8 GS/s

.5 ns

Square wave, 6 pts/cycle. Sampled at 2.4 GS/s.

Analogic Corporation Test & Measurement Division 8 Centennial Drive Peabody, MA 01960-7987, USA Tel: (978) 977-3000 Fax: (978) 977-6814 email: t&m_info@analogic.com www.analogic.com

Printed in U.S.A. © 2000/2001 ANALOGIC Corporation Bulletin No. 16-100649 REV 0 8/00 2M




Others parts begin by db