|
|
Part: AM29F080B-90SI
Category:
Memory
-> Flash
Description: 8 Megabit ( 1 M X 8-bit ) CMOS 5.0 Volt-only, Uniform Sector Flash Memory
Company: Advanced Micro Devices, Inc.
Datasheet: Download AM29F080B-90SI datasheet File size : 1143 kB
Request For quote: Find where to buy AM29F080B-90SI
Datasheet text preview:
PRELIMINARY
Am29F080B
8 Megabit (1 M x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory
DISTINCTIVE CHARACTERISTICS
s 5.0 V ± 10%, single power supply operation -- Minimizes system level power requirements s Manufactured on 0.35 µm process technology -- Compatible with 0.5 µm Am29F080 device s High performance -- Access times as fast as 70 ns s Low power consumption -- 25 mA typical active read current -- 30 mA typical program/erase current -- 1 µA typical standby current (standard access time to active mode) s Flexible sector architecture -- 16 uniform sectors of 64 Kbytes each -- Any combination of sectors can be erased. -- Suppor ts full chip erase -- Group sector protection: A hardware method of locking sector groups to prevent any program or erase operations within that sector group Temporary Sector Group Unprotect allows code changes in previously locked sectors s Embedded Algorithms -- Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors -- Embedded Program algorithm automatically writes and verifies bytes at specified addresses s Minimum 1,000,000 program/erase cycles per sector guaranteed s Package options -- 40-pin TSOP -- 44-pin SO s Compatible with JEDEC standards -- Pinout and software compatible with single-power-supply Flash standard -- Superior inadvertent write protection s Data# Polling and toggle bits -- Provides a software method of detecting program or erase cycle completion s Ready/Busy# output (RY/BY#) -- Provides a hardware method for detecting program or erase cycle completion s Erase Suspend/Erase Resume -- Suspends a sector erase operation to read data from, or program data to, a non-erasing sector, then resumes the erase operation s Hardware reset pin (RESET#) -- Resets internal state machine to the read mode
Publication# 21503 Rev: C Amendment/+1 Issue Date: April 1998
PRELIMINARY
GENERAL DESCRIPTION
The Am29F080B is an 8 Mbit, 5.0 volt-only Flash memor y organized as 1,048,576 bytes. The 8 bits of data appear on DQ0DQ7. The Am29F080B is offered in 40-pin TSOP and 44-pin SO packages. This device is designed to be programmed in-system with the standard system 5.0 volt VCC supply. A 12.0 volt VPP is not required for program or erase operations. The device c a n also be programmed in standard EPROM programmers. T h i s device is manufactured using AMD's 0.35 µm process technology, and offers all the features and benefits of the Am29F080, which was manufactured using 0.5 µm process technology. The standard device offers access times of 70, 90, 120, and 150 ns, allowing high-speed microprocessors to operate without wait states. To eliminate bus contention, the device has separate chip enable (CE#), write enable (WE#), and output enable (OE#) controls. The device requires only a single 5.0 volt power supply for both read and write functions. Internally genera t e d and regulated voltages are provided for the program and erase operations. The device is entirely command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents ser ve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices. Device programming occurs by executing the program c o m m a n d sequence. This initiates the Embedded Program algorithm--an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Device erasure occurs by executing the erase command sequence. This initiates the Embedded Erase a l g o r i t h m -- a n internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin. The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) status bits. After a program or erase cycle has been completed, the device is ready to read array data or accept another command. The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the d a t a contents of other sectors. The device is fully erased when shipped from the factory. Hardw are data protection measures include a low VCC detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved via programming equipment. The Erase Suspend feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved. The hardware RESET# pin terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory. T h e system can place the device into the standby m o d e . Power consumption is greatly reduced in t h i s mode. A M D 's Flash technology combines years of Flash m e m o r y manufacturing experience to produce the h i g h e s t l e v e l s o f q u a l i t y, r e l i a b i l i t y a n d c o s t e f f e c t i v e n e s s . The device electrically erases all bits within a sector simultaneously via F o w l e r -N o r d h e i m t u n n e l i n g . T h e d a t a i s p r o g ra m m e d using hot electron injection.
2
Am 2 9 F 0 8 0 B
PRELIMINARY
PRODUCT SELECTOR GUIDE
Family Part Number Speed Option Max Access Time, ns (tACC) Max CE# Access, ns (tCE) Max OE# Access, ns (tOE) VCC = 5.0 V ± 5% VCC = 5.0 V ± 10% 70 70 40 -75 -90 90 90 40 -120 120 120 50 -150 150 150 75 Am29F080B
Note: See the "AC Characteristics" section for more information.
BLOCK DIAGRAM
DQ0DQ7 VCC V SS RY/BY# RESET# State Control Command Register Sector Switches Erase Voltage Generator Input/Output Buffers
WE#
PGM Voltage Generator Chip Enable Output Enable Logic STB Data Latch
CE# OE#
STB VCC Detector Timer Address Latch
Y-Decoder
Y-Gating
X-Decoder
Cell Matrix
A0A19
21503C-1
Am29F080B
3
PRELIMINARY
CONNECTION DIAGRAMS
A19 A18 A17 A16 A15 A14 A13 A12 CE# VCC NC RESET# A11 A10 A9 A8 A7 A6 A5 A4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 NC NC WE# OE# RY/BY# DQ7 DQ6 DQ5 DQ4 VCC VSS VSS DQ3 DQ2 DQ1 DQ0 A0 A1 A2 A3
40-Pin Standard TSOP
21503C-2
NC NC WE# OE# RY/BY# DQ7 DQ6 DQ5 DQ4 VCC VSS VSS DQ3 DQ2 DQ1 DQ0 A0 A1 A2 A3
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
40-Pin Reverse TSOP
40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21
A19 A18 A17 A16 A15 A14 A13 A12 CE# VCC NC RESET# A11 A10 A9 A8 A7 A6 A5 A4
21503C-3
NC RESET# A11 A10 A9 A8 A7 A6 A5 A4 NC NC A3 A2 A1 A0 DQ0 DQ1 DQ2 DQ3 VSS VSS
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
SO
44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23
VCC CE# A12 A13 A14 A15 A16 A17 A18 A19 NC NC NC NC WE# OE# RY/BY# DQ7 DQ6 DQ5 DQ4 VCC
21503C-4
4
Am 2 9 F 0 8 0 B
PRELIMINARY
PIN CONFIGURATION
A0A19 C E# WE# OE# RESET# RY/BY# VCC = = = = = = 20 Addresses 8 Data Inputs/Outputs Chip Enable Write Enable Output Enable Hardware Reset Pin, Active Low Ready/Busy Output DQ0DQ7 =
LOGIC SYMBOL
20 A0A19 DQ0DQ7 8
CE# OE# WE# RESET# RY/BY#
= +5.0 V single power supply (see Product Selector Guide for device speed ratings and voltage supply tolerances) = = Device Ground Pin Not Connected Internally
V SS NC
21503C-5
Am29F080B
5
Others parts begin by am
AM-1 AM-2 AM-3 AM-4 AM-5 AM-6 AM-7 AM-8 AM-9 AM-10 AM-11 AM-12 AM-13 AM-14 AM-15 AM-16 AM-17 AM-18 AM-19 AM-20 AM-21 AM-22 AM-23 AM-24 AM-25 AM-26 AM-27 AM-28 AM-29 AM-30 AM-31 AM-32 AM-33 AM-34 AM-35 AM-36 AM-37 AM-38 AM-39 AM-40 AM-41 AM-42 AM-43 AM-44 AM-45 AM-46 AM-47 AM-48 AM-49 AM-50 AM-51 AM-52 AM-53 AM-54 AM-55 AM-56 AM-57 AM-58 AM-59 AM-60 AM-61 AM-62 AM-63 AM-64 AM-65 AM-66 AM-67 AM-68 AM-69 AM-70 AM-71 AM-72 AM-73 AM-74 AM-75 AM-76 AM-77 AM-78 AM-79 AM-80 AM-81 AM-82 AM-83 AM-84 AM-85 AM-86 AM-87 AM-88 AM-89 AM-90 AM-91 AM-92 AM-93 AM-94 AM-95 AM-96 AM-97 AM-98 AM-99 AM-100 AM-101 AM-102 AM-103 AM-104 AM-105
|
|
|
