|
|
Part: SAA2022GP
Category:
Description:
Company:
Datasheet: Download SAA2022GP datasheet File size : 2565 kB
Request For quote: Find where to buy SAA2022GP
Datasheet text preview:
INTEGRATED CIRCUITS
DATA SHEET
SAA2022 Tape formatting and error correction for the DCC system
Product specification Supersedes data of February 1993 File under Integrated Circuits, Miscellaneous September 1995
Philips Semiconductors
Philips Semiconductors
Product specification
Tape formatting and error correction for the DCC system
FEATURES · Integrated error correction encoder/decoder function with Digital Compact Cassette (DCC) optimized algorithms · Control of capstan servo during recording and after recording by microcontroller · Frequency and phase regulation of capstan servo during playback · Choice of two Dynamic Random Access Memory (DRAM) types operating in page mode · Scratch pad RAM area available to microcontroller in system DRAM · Low power standby mode · I2S interface · Microcontroller interface for high-speed transfer burst rates up to 170 kbytes per second · SYSINFO and AUXILIARY data flags on microcontroller interface · Protection against invalid AUXILIARY data · +4 V operating voltage capability. ORDERING INFORMATION EXTENDED TYPE NUMBER SAA2022GP Note 1. PACKAGE PINS 64 PIN POSITION QFP
(1)
SAA2022
GENERAL DESCRIPTION Performing the tape formatting and error correction functions for DCC applications, the SAA2022 can be used in conjunction with the PASC (SAA2002/SAA2012), tape equalization (SAA2032), read amplifier (TDA1317 or TDA1318) and write amplifier (TDA1316 or TDA1319) circuits to implement a full signal processing system.
MATERIAL plastic
CODE SOT208A
When using reflow soldering it is recommended that the Dry Packing instructions in the "Quality Reference Pocketbook" are followed. The pocketbook can be ordered using the code 9398 510 34011.
September 1995
2
V DD1 43 8 27 59
V DD2
V DD3
V DD4
LTCLK
5
LTEN
6
September 1995
2 29 28 32 TAPE OUTPUT BUFFER SB I 2 S INTERFACE MICROCONTROLLER I NTERFACE 50 51 LTDATA WDATA WCLOCK PINO1 PINO2 PINO3
LTCNT1
3
BLOCK DIAGRAM
LTCNT0
4
Philips Semiconductors
PINI
49
SBEF
57
SBDA
62
SBCL
61
SBWS
60
SBMCLK
56
Tape formatting and error correction for the DCC system
TCH0 - 7, TAUX
3341
TAPE INPUT BUFFER
3
SAA2022
G CLOCK ENERATOR CONTROL 42 V SS1 7
C ERROR ORRECTION C ODER 9 15 1725 A08 I DRAM NTERFACE 1114 D03 10 16 1 64 63 30 31 52 55 26 V SS2 V SS3 58 V SS4
MEA711 - 2
RASN CASN
WEN OEN LTREF URDA SBDIR SPEED SPDF AZCHK MCLK
RESET
48
PWRDWN
47
CLK24
44
Product specification
SAA2022
Fig.1 Block diagram.
Others parts begin by sa
SA-1 SA-2 SA-3 SA-4 SA-5 SA-6 SA-7 SA-8 SA-9 SA-10 SA-11 SA-12 SA-13 SA-14 SA-15 SA-16 SA-17 SA-18 SA-19 SA-20 SA-21 SA-22 SA-23 SA-24 SA-25 SA-26 SA-27 SA-28 SA-29 SA-30
|
|
|
